XEEMU: an improved xscale power simulator

Authors:
Zoltán Herczeg;Ákos Kiss;Daniel Schmidt;Norbert Wehn;Tibor Gyimóthy
Affiliations:
University of Szeged, Department of Software Engineering, Szeged, Hungary;University of Szeged, Department of Software Engineering, Szeged, Hungary;University of Kaiserslautern, Department of Electrical Engineering, Kaiserslautern, Germany;University of Kaiserslautern, Department of Electrical Engineering, Kaiserslautern, Germany;University of Szeged, Department of Software Engineering, Szeged, Hungary
Venue:
PATMOS'07 Proceedings of the 17th international conference on Integrated Circuit and System Design: power and timing modeling, optimization and simulation
Year:
2007

Citing 6
Cited 8

Power analysis of embedded software: a first step towards software power minimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low-power design
Instruction level power analysis and optimization of software

Journal of VLSI Signal Processing Systems - Special issue on technologies for wireless computing
The design and use of simplepower: a cycle-accurate energy estimation tool

Proceedings of the 37th Annual Design Automation Conference
Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
SimpleScalar: An Infrastructure for Computer System Modeling

Computer
XTREM: a power simulator for the Intel XScale® core

Proceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems

Model-Driven Platform-Specific Testing through Configurable Simulations

ECMDA-FA '08 Proceedings of the 4th European conference on Model Driven Architecture: Foundations and Applications
DRAM power management and energy consumption: a critical assessment

Proceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes
Energy simulation of embedded XScale systems with XEEMU

Journal of Embedded Computing - PATMOS 2007 selected papers on low power electronics
Profile assisted online system-level performance and power estimation for dynamic reconfigurable embedded systems

Proceedings of the 16th Asia and South Pacific Design Automation Conference
Adaptive online heuristic performance estimation and power optimization for reconfigurable embedded systems

Proceedings of the eighth IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Profiling and online system-level performance and power estimation for dynamically adaptable embedded systems

ACM Transactions on Embedded Computing Systems (TECS)
Passive code in synchronous programs

ACM Transactions on Embedded Computing Systems (TECS) - Special Section ESFH'12, ESTIMedia'11 and Regular Papers
Simultaneous hardware and time redundancy with online task scheduling for low energy highly reliable standby-sparing system

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Energy efficiency is a top requirement in embedded system design. Understanding the complex issue of software power consumption in early design phases is of extreme importance to make the right design decisions. Power simulators offer flexibility and allow a detailed view on the sources of power consumption. In this paper we present XEEMU, a fast, cycle-accurate simulator, which aims at the most accurate modeling of the XScale architecture possible. It has been validated using measurements on real hardware and shows a high accuracy for runtime, instantaneous power, and total energy consumption estimation. The average error is as low as 3.0% and 1.6% for runtime and energy consumption estimation, respectively.