Towards simulator-like observability for FPGAs: a virtual overlay network for trace-buffers

Authors:
Eddie Hung;Steven J.E. Wilton
Affiliations:
University of British Columbia, Vancouver, BC, Canada;University of British Columbia, Vancouver, BC, Canada
Venue:
Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Year:
2013

Citing 9
Cited 1

PathFinder: a negotiation-based performance-driven router for FPGAs

FPGA '95 Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays
Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification

FPL '01 Proceedings of the 11th International Conference on Field-Programmable Logic and Applications
Instrumenting Bitstreams for Debugging FPGA Circuits

FCCM '01 Proceedings of the the 9th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
Algorithms for state restoration and trace-signal selection for data acquisition in silicon debug

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Improved Abstractions and Turnaround Time for FPGA Design Validation and Debug

FPL '11 Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications
Speculative Debug Insertion for FPGAs

FPL '11 Proceedings of the 2011 21st International Conference on Field Programmable Logic and Applications
The VTR project: architecture and CAD for FPGAs from verilog to routing

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
A cycle-accurate, cycle-reproducible multi-FPGA system for accelerating multi-core processor simulation

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays
Reducing the cost of floating-point mantissa alignment and normalization in FPGAs

Proceedings of the ACM/SIGDA international symposium on Field Programmable Gate Arrays

Accelerating FPGA debug: Increasing visibility using a runtime reconfigurable observation and triggering network

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

The rising complexity of verification has led to an increase in the use of FPGA prototyping, which can run at significantly higher operating frequencies and achieve much higher coverage than logic simulations. However, a key challenge is observability into these devices, which can be solved by embedding trace-buffers to record on-chip signal values. Rather than connecting a predetermined subset of circuits signals to dedicated trace-buffer inputs at compile-time, in this work we propose that a virtual overlay network is built to multiplex all on-chip signals to all on-chip trace-buffers. Subsequently, at debug-time, the designer can choose a signal subset for observation. To minimize its overhead, we build this network out of unused routing multiplexers, and by using optimal bipartite graph matching techniques, we show that any subset of on-chip signals can be connected to 80-90% of the maximum trace-buffer capacity in less than 50 seconds.