Fully-functional FPGA prototype with fine-grain programmable body biasing

Authors:
Masakazu Hioki;Toshihiro Sekigawa;Tadashi Nakagawa;Hanpei Koike;Yohei Matsumoto;Takashi Kawanami;Toshiyuki Tsutsumi
Affiliations:
National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Japan;National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Japan;National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Japan;National Institute of Advanced Industrial Science and Technology (AIST), Tsukuba, Japan;Tokyo University of Marine Science and Technology, Tokyo, Japan;Kanazawa Institute of Technology, Kanazawa, Japan;Meiji University, Kawasaki, Japan
Venue:
Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
Year:
2013

Citing 8
Cited 1

Evaluation of low-leakage design techniques for field programmable gate arrays

FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
Low-power FPGA using pre-defined dual-Vdd/dual-Vt fabrics

FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
Reducing leakage energy in FPGAs using region-constrained placement

FPGA '04 Proceedings of the 2004 ACM/SIGDA 12th international symposium on Field programmable gate arrays
Low-power programmable routing circuitry for FPGAs

Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design
A 90nm low-power FPGA for battery-powered applications

Proceedings of the 2006 ACM/SIGDA 14th international symposium on Field programmable gate arrays
Routing track duplication with fine-grained power-gating for FPGA interconnect power reduction

Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Architectural enhancements in Stratix-III™ and Stratix-IV™

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays
VPR 5.0: FPGA cad and architecture exploration tools with single-driver routing, heterogeneity and process scaling

Proceedings of the ACM/SIGDA international symposium on Field programmable gate arrays

A FPGA prototype design emphasis on low power technique

Proceedings of the 2014 ACM/SIGDA international symposium on Field-programmable gate arrays

Quantified Score

Hi-index	0.00

Visualization

Abstract

A fully-functional FPGA prototype chip in which the programmable body bias voltage can be individually applied to elemental circuits such as MUXes, LUT and DFF is fabricated using low-power 90-nm bulk CMOS technology and the area overhead, dynamic current, static current and operational speed are evaluated in silicon. In measurements, 10 ISCAS benchmark circuits are implemented by employing newly developed CAD tools which consist of VT mapper as well as placer and router. Mask layout shows that well-separated margins, programmable body bias circuits, and additional configuration memories occupy 54% of the FPGA tile area. Measurement results show that the fabricated FPGA reduces the static current by 91.4% in average. In addition, evaluations by implementing ring oscillator with various body bias voltage pairs demonstrate the static current reduction from 23.1 uA to 1.0 uA by assigning low threshold voltage and high threshold voltage to MOSFETs on a critical path and the rest of the MOSFETs, respectively while maintaining the same oscillation frequency of 6.6 MHz as the frequency when all MOSFETs are assigned low threshold voltage. Moreover the fine-grain programmable body bias technique accelerates the oscillation frequency of ring oscillator implemented on FPGA by aggressively applying forward body bias voltage, while assignment of HVT to MOSFETs on the non-critical path by applying the reverse body biasing effectively suppresses exponential increase of static current caused by the forward body biasing.