3D-MMC: a modular 3D multi-core architecture with efficient resource pooling

Authors:
Tiansheng Zhang;Alessandro Cevrero;Giulia Beanato;Panagiotis Athanasopoulos;Ayse K. Coskun;Yusuf Leblebici
Affiliations:
Boston University, Boston, MA;LSM, EPFL, Lausanne, Switzerland;LSM, EPFL, Lausanne, Switzerland;LSM, EPFL, Lausanne, Switzerland;Boston University, Boston, MA;LSM, EPFL, Lausanne, Switzerland
Venue:
Proceedings of the Conference on Design, Automation and Test in Europe
Year:
2013

Citing 12
Cited 0

Temperature-aware microarchitecture

Proceedings of the 30th annual international symposium on Computer architecture
Research Challenges for On-Chip Interconnection Networks

IEEE Micro
A modular 3d processor for flexible product design and technology migration

Proceedings of the 5th conference on Computing frontiers
3-D topologies for networks-on-chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
3D-Stacked Memory Architectures for Multi-core Processors

ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
3D Integration: Technology and Applications

3D Integration: Technology and Applications
Design automation for a 3DIC FFT processor for synthetic aperture radar: a case study

Proceedings of the 46th Annual Design Automation Conference
Cost-aware three-dimensional (3D) many-core multiprocessor design

Proceedings of the 47th Design Automation Conference
3D Stacked Microprocessor: Are We There Yet?

IEEE Micro
Dynamically heterogeneous cores through 3D resource pooling

HPCA '12 Proceedings of the 2012 IEEE 18th International Symposium on High-Performance Computer Architecture
Optimizing energy efficiency of 3-D multicore systems with stacked DRAM under power and thermal constraints

Proceedings of the 49th Annual Design Automation Conference
P2012: building an ecosystem for a scalable, modular and high-efficiency embedded computing accelerator

DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper demonstrates a fully functional hardware and software design for a 3D stacked multi-core system for the first time. Our 3D system is a low-power 3D Modular Multi-Core (3D-MMC) architecture built by vertically stacking identical layers. Each layer consists of cores, private and shared memory units, and communication infrastructures. The system uses shared memory communication and Through-Silicon-Vias (TSVs) to transfer data across layers. A serialization scheme is employed for inter-layer communication to minimize the overall number of TSVs. The proposed architecture has been implemented in HDL and verified on a test chip targeting an operating frequency of 400MHz with a vertical bandwidth of 3.2Gbps. The paper first evaluates the performance, power and temperature characteristics of the architecture using a set of software applications we have designed. We demonstrate quantitatively that the proposed modular 3D design improves upon the cost and performance bottlenecks of traditional 2D multi-core design. In addition, a novel resource pooling approach is introduced to efficiently manage the shared memory of the 3D stacked system. Our approach reduces the application execution time significantly compared to 2D and 3D systems with conventional memory sharing.