Creation of ESL power models for communication architectures using automatic calibration

Authors:
Stefan Schürmans;Diandian Zhang;Dominik Auras;Rainer Leupers;Gerd Ascheid;Xiaotao Chen;Lun Wang
Affiliations:
RWTH Aachen University, Germany;RWTH Aachen University, Germany;RWTH Aachen University, Germany;RWTH Aachen University, Germany;RWTH Aachen University, Germany;Huawei Technologies Co., Ltd., Bridgewater, NJ;Huawei Technologies Co., Ltd., Bridgewater, NJ
Venue:
Proceedings of the 50th Annual Design Automation Conference
Year:
2013

Citing 8
Cited 0

Power analysis of embedded software: a first step towards software power minimization

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low-power design
Power estimation of embedded systems: a hardware/software codesign approach

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The design and use of simplepower: a cycle-accurate energy estimation tool

Proceedings of the 37th Annual Design Automation Conference
Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
Functional Level Power Analysis: An Efficient Approach for Modeling the Power Consumption of Complex Processors

Proceedings of the conference on Design, automation and test in Europe - Volume 1
Power Consumption Modeling and Characterization of the TI C6201

IEEE Micro
Exploring NoC-Based MPSoC Design Space with Power Estimation Models

IEEE Design & Test
PowerDepot: integrating IP-based power modeling with ESL power analysis for multi-core SoC designs

Proceedings of the 48th Design Automation Conference

Quantified Score

Hi-index	0.00

Visualization

Abstract

Power consumption is an important factor in chip design. The fundamental design decisions drawn during early design space exploration at electronic system level (ESL) have a large impact on the power consumption. This requires to estimate power already at ESL, which is usually not possible using standard ESL component libraries due to missing power models. This work proposes a methodology that allows extension of ESL models with a power model and to automatically calibrate it to match a power trace obtained by gate-level simulation or measurements. Two case studies show that the methodology is suitable even for complex communication architectures.