Hierarchical power management for asymmetric multi-core in dark silicon era

Authors:
Thannirmalai Somu Muthukaruppan;Mihai Pricopi;Vanchinathan Venkataramani;Tulika Mitra;Sanjay Vishin
Affiliations:
National University of Singapore;National University of Singapore;National University of Singapore;National University of Singapore;Cambridge Silicon Radio
Venue:
Proceedings of the 50th Annual Design Automation Conference
Year:
2013

Citing 15
Cited 2

Single-ISA Heterogeneous Multi-Core Architectures: The Potential for Processor Power Reduction

Proceedings of the 36th annual IEEE/ACM International Symposium on Microarchitecture
No "power" struggles: coordinated multi-level power management for the data center

Proceedings of the 13th international conference on Architectural support for programming languages and operating systems
Efficient operating system scheduling for performance-asymmetric multi-core architectures

Proceedings of the 2007 ACM/IEEE conference on Supercomputing
The PARSEC benchmark suite: characterization and architectural implications

Proceedings of the 17th international conference on Parallel architectures and compilation techniques
SD-VBS: The San Diego Vision Benchmark Suite

IISWC '09 Proceedings of the 2009 IEEE International Symposium on Workload Characterization (IISWC)
Bias scheduling in heterogeneous multi-core architectures

Proceedings of the 5th European conference on Computer systems
A comprehensive scheduler for asymmetric multicore systems

Proceedings of the 5th European conference on Computer systems
Application heartbeats: a generic interface for specifying program performance and goals in autonomous computing environments

Proceedings of the 7th international conference on Autonomic computing
CPM in CMPs: Coordinated Power Management in Chip-Multiprocessors

Proceedings of the 2010 ACM/IEEE International Conference for High Performance Computing, Networking, Storage and Analysis
Dark silicon and the end of multicore scaling

Proceedings of the 38th annual international symposium on Computer architecture
Scalable power control for many-core architectures running multi-threaded applications

Proceedings of the 38th annual international symposium on Computer architecture
Pack & Cap: adaptive DVFS and thread packing under power caps

Proceedings of the 44th Annual IEEE/ACM International Symposium on Microarchitecture
Power-Management Architecture of the Intel Microarchitecture Code-Named Sandy Bridge

IEEE Micro
Energy-efficient scheduling on heterogeneous multi-core architectures

Proceedings of the 2012 ACM/IEEE international symposium on Low power electronics and design
Scheduling heterogeneous multi-cores through Performance Impact Estimation (PIE)

Proceedings of the 39th Annual International Symposium on Computer Architecture

Price theory based power management for heterogeneous multi-cores

Proceedings of the 19th international conference on Architectural support for programming languages and operating systems
Agent-based distributed power management for kilo-core processors

Proceedings of the International Conference on Computer-Aided Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Asymmetric multi-core architectures integrating cores with diverse power-performance characteristics is emerging as a promising alternative in the dark silicon era where only a fraction of the cores on chip can be powered on due to thermal limits. We introduce a hierarchical power management framework for asymmetric multi-cores that builds on control theory and coordinates multiple controllers in a synergistic manner to achieve optimal power-performance efficiency while respecting the thermal design power budget. We integrate our framework within Linux and implement/evaluate it on real ARM big.LITTLE asymmetric multi-core platform.