On effective flip-chip routing via pseudo single redistribution layer

  • Authors:
  • Hsin-Wu Hsu;Meng-Ling Chen;Hung-Ming Chen;Hung-Chun Li;Shi-Hao Chen

  • Affiliations:
  • National Chiao Tung U., Hsinchu, Taiwan;National Chiao Tung U., Hsinchu, Taiwan;National Chiao Tung U., Hsinchu, Taiwan;Global Unichip Corp., Hsinchu Science Park, Taiwan;Global Unichip Corp., Hsinchu Science Park, Taiwan

  • Venue:
  • DATE '12 Proceedings of the Conference on Design, Automation and Test in Europe
  • Year:
  • 2012

Quantified Score

Hi-index 0.00

Visualization

Abstract

Due to the advantage of flip-chip design in power distribution but controversial peripheral IO placement in lower design cost, redistribution layer (RDL) is usually used for such interconnection. Sometimes RDL is so congested that the capacity for routing is insufficient. Routing therefore cannot be completed within a single layer even for manual routing. Although [2] proposed a routing algorithm that uses two layers of RDLs, but in practice the required routing area is a little more than one layer. We overcome this problem by adopting the concept of pseudo single-layer. With the heuristics for routing on mapped channels and observations on staggered pins to relieve vertical constraints, the area of 2-layer routing can be minimized and the routability is 100%. Comparisons of routing results between manual design, the commercial tool, and the proposed method are presented. We have shown the effectiveness on a real industrial case: it originally required fully manual design, the proposed method can finish RDL routing automatically and effectively.