A method for automatic design error location and correction in combinational logic circuits

  • Authors:
  • Ayman M. Wahba;Dominique Borrione

  • Affiliations:
  • -;-

  • Venue:
  • Journal of Electronic Testing: Theory and Applications
  • Year:
  • 1996

Quantified Score

Hi-index 0.00

Visualization

Abstract