Graph-Based Algorithms for Boolean Function Manipulation
IEEE Transactions on Computers
The Transduction Method-Design of Logic Networks Based on Permissible Functions
IEEE Transactions on Computers
A global approach to circuit size reduction
Proceedings of the fifth MIT conference on Advanced research in VLSI
The fanout problem: from theory to practice
Proceedings of the decennial Caltech conference on VLSI on Advanced research in VLSI
Perturb and simplify: multi-level boolean network optimizer
ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Efficient implementation of retiming
ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
SOCRATES: a system for automatically synthesizing and optimizing combinational logic
DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Introduction to Switching Theory and Logical Design
Introduction to Switching Theory and Logical Design
Logic synthesis for vlsi design
Logic synthesis for vlsi design
Behavioral network graph: unifying the domains of high-level and logic synthesis
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Circuit Optimization by Rewiring
IEEE Transactions on Computers
BDS: a BDD-based logic optimization system
Proceedings of the 37th Annual Design Automation Conference
Technology mapping for minimizing gate and routing area
Proceedings of the conference on Design, automation and test in Europe
| Hi-index | 0.00 |