Regular layout generation of logically optimized datapaths

Authors:
R. X. T. Nijssen;C. A. J. van Eijk
Affiliations:
Eindhoven University of Technology, Department of Electrical Engineering/ICS EH9.28, P.O. Box 513, 5600MB, Eindhoven, The Netherlands;Eindhoven University of Technology, Department of Electrical Engineering/ICS EH9.28, P.O. Box 513, 5600MB, Eindhoven, The Netherlands
Venue:
Proceedings of the 1997 international symposium on Physical design
Year:
1997

Graph-Based Algorithms for Boolean Function Manipulation

IEEE Transactions on Computers
Incremental synthesis

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Exploiting Structural Similarities in a BDD-Based Verification Method

TPCD '94 Proceedings of the Second International Conference on Theorem Provers in Circuit Design - Theory, Practice and Experience

A general approach for regularity extraction in datapath circuits

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Data path placement with regularity

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Regularity driven logic synthesis

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Efficient Logic Optimization Using Regularity Extraction

ICCD '00 Proceedings of the 2000 IEEE International Conference on Computer Design: VLSI in Computers & Processors
A BDD-based verification method for large synthesized circuits

Integration, the VLSI Journal

Hi-index	0.00