Synthesis of BIST hardware for performance testing of MCM interconnections

Authors:
Rajesh Pendurkar;Abhijit Chatterjee;Yervant Zorian
Affiliations:
School of Electrical and Computer Engineering Georgia Institute of Technology, Atlanta, GA;School of Electrical and Computer Engineering Georgia Institute of Technology, Atlanta, GA;LogicVision, Inc., 101 Metro Drive, San Jose, CA
Venue:
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Year:
1998

Built-in test for VLSI: pseudorandom techniques

Built-in test for VLSI: pseudorandom techniques
A method for generating weighted random test pattern

IBM Journal of Research and Development
Two-Pattern Test Capabilities of Autonomous TPG Circuits

Proceedings of the IEEE International Test Conference on Test: Faster, Better, Sooner
Testing the Enterprise IBM System/390TM Multi Processor

Proceedings of the IEEE International Test Conference
Designing Self-Testable Multi-Chip Modules

EDTC '96 Proceedings of the 1996 European conference on Design and Test
Design of efficient BIST test pattern generators for delay testing

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Hi-index	0.00