High-level variable selection for partial-scan implementation

Authors:
Frank F. Hsu;Janak H. Patel
Affiliations:
Center for Refiable & High-Performance Computing, University of Illinois, Urbana, IL;Center for Refiable & High-Performance Computing, University of Illinois, Urbana, IL
Venue:
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Year:
1998

Behavioral synthesis of highly testable data paths under the non-scan and partial scan environments

DAC '93 Proceedings of the 30th international Design Automation Conference
Testability-based partial scan analysis

Journal of Electronic Testing: Theory and Applications - Special issue on partial scan methods
Enhancing high-level control-flow for improved testability

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Exploiting hardware sharing in high-level synthesis for partial scan optimization

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Partial Scan High-Level Synthesis

EDTC '96 Proceedings of the 1996 European conference on Design and Test
Considering testability at behavioral level: use of transformations for partial scan cost minimization under timing and area constraints

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Behavioral synthesis of area-efficient testable designs using interaction between hardware sharing and partial scan

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Using a software testing technique to identify registers for partial scan implementation

SBCCI '06 Proceedings of the 19th annual symposium on Integrated circuits and systems design
A parameterized graph-based framework for high-level test synthesis

Integration, the VLSI Journal
Co-evolutionary high-level test synthesis

Proceedings of the 17th ACM Great Lakes symposium on VLSI
A new testability guided abstraction to solving bit-vector formula

SMT '08/BPR '08 Proceedings of the Joint Workshops of the 6th International Workshop on Satisfiability Modulo Theories and 1st International Workshop on Bit-Precise Reasoning
An efficient path-oriented bitvector encoding width computation algorithm for bit-precise verification

Proceedings of the Conference on Design, Automation and Test in Europe

Hi-index	0.04