A graph-partitioning-based approach for multi-layer constrained via minimization

Authors:
Yih-Chih Chou;Youn-Long Lin
Affiliations:
Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan 300, R.O.C;Department of Computer Science, Tsing Hua University, Hsin-Chu, Taiwan 300, R.O.C
Venue:
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Year:
1998

Citing 6
Cited 2

Layer Assignment Problem for Three-Layer Routing

IEEE Transactions on Computers
Constrained via minimization with practical considerations for multi-layer VLSI/PCB routing problems

DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
An efficient approach to multi-layer layer assignment with application to via minimization

DAC '97 Proceedings of the 34th annual Design Automation Conference
Algorithms for VLSI Physical Design Automation

Algorithms for VLSI Physical Design Automation
An optimum layer assignment for routing in ICs and PCBs.

DAC '81 Proceedings of the 18th Design Automation Conference
Wire routing by optimizing channel assignment within large apertures

DAC '71 Proceedings of the 8th Design Automation Workshop

Knowledge-based genetic algorithm for layer assignment

ACSC '01 Proceedings of the 24th Australasian conference on Computer science
Conjugate conflict continuation graphs for multi-layer constrained via minimization

Information Sciences: an International Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract