Constrained via minimization with practical considerations for multi-layer VLSI/PCB routing problems

Authors:
Sung-Chuan Fang;Kuo-En Chang;Wu-Shiung Feng;Sao-Jie Chen
Affiliations:
Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C.;Department of Information and Computer Education, National Taiwan Normal University, Taipei, Taiwan, R.O.C.;Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C.;Department of Electrical Engineering, National Taiwan University, Taipei, Taiwan, R.O.C.
Venue:
DAC '91 Proceedings of the 28th ACM/IEEE Design Automation Conference
Year:
1991

Optimal layer assignment for interconnect

Advances in VLSI and Computer Systems
Layer Assignment Problem for Three-Layer Routing

IEEE Transactions on Computers
Constrained via minimization for three-layer routing

Computer-Aided Design
Fast algorithm for optimal layer assignment

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
The constrained via minimization problem for PCB and VLSI design

DAC '88 Proceedings of the 25th ACM/IEEE Design Automation Conference
Near-optimal n-layer channel routing

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
An optimum layer assignment for routing in ICs and PCBs.

DAC '81 Proceedings of the 18th Design Automation Conference
Wire routing by optimizing channel assignment within large apertures

DAC '71 Proceedings of the 8th Design Automation Workshop
A “greedy” channel router

DAC '82 Proceedings of the 19th Design Automation Conference

Hi-index	0.00