Principles of CMOS VLSI design: a systems perspective
Principles of CMOS VLSI design: a systems perspective
Computer Arithmetic: Principles, Architecture and Design
Computer Arithmetic: Principles, Architecture and Design
Exact Aliasing Computation for RAM BIST
Proceedings of the IEEE International Test Conference on Driving Down the Cost of Test
EDTC '96 Proceedings of the 1996 European conference on Design and Test
A tool for automatic generation of self-checking data paths
VTS '95 Proceedings of the 13th IEEE VLSI Test Symposium
On-Line Testing for VLSI—A Compendium of Approaches
Journal of Electronic Testing: Theory and Applications - Special issue on On-line testing
Carry checking/parity prediction adders and ALUs
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on system-level interconnect prediction (SLIP)
EUDOXUS: A WWW-based Generator of Reusable Arithmetic Cores
RSP '01 Proceedings of the 12th International Workshop on Rapid System Prototyping
A core generator for arithmetic cores and testing structures with a network interface
Journal of Systems Architecture: the EUROMICRO Journal
| Hi-index | 0.00 |
Self-checking designs will gain increasing interest in industrialapplications if they satisfy the following requirements: high faultcoverage, reduced hardware cost and reduced design effort. This work isaimed to reach these requirements for the design of self-checking shifters and is part of a broader project concerning the design of self-checkingdata paths.