Design and use of a system-level specification and verification methodology
EURO-DAC '95/EURO-VHDL '95 Proceedings of the conference on European design automation
Functional verification methodology for the PowerPC 604 microprocessor
DAC '96 Proceedings of the 33rd annual Design Automation Conference
Functional verification methodology of Chameleon processor
DAC '96 Proceedings of the 33rd annual Design Automation Conference
Software timing analysis using HW/SW cosimulation and instruction set simulator
Proceedings of the 6th international workshop on Hardware/software codesign
Hardware/software co-design of an ATM network interface card: a case study
Proceedings of the 6th international workshop on Hardware/software codesign
A study in coverage-driven test generation
Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Performance improvement of multi-processor systems cosimulation based on SW analysis
Proceedings of the conference on Design, automation and test in Europe
A transaction-based unified simulation/emulation architecture for functional verification
Proceedings of the 38th annual Design Automation Conference
Prefetching for improved bus wrapper performance in cores
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Interface synthesis between software chip model and target board
Journal of Systems Architecture: the EUROMICRO Journal
Hybrid hierarchical timing closure methodology for a high performance and low power DSP
Proceedings of the 40th annual Design Automation Conference
A "Design for Verification" Methodology
ISQED '01 Proceedings of the 2nd International Symposium on Quality Electronic Design
A transaction-based unified architecture for simulation and emulation
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |