Energy-efficient dynamic circuit design in the presence of crosstalk noise

Authors:
Ganesh Balamurugan;Naresh R. Shanbhag
Affiliations:
VLSI Information Processing Systems (VIPS) Group, Coordinated Science Laboratory/ECE Department, University of Illinois at Urbana-Champaign, 1308 West Main Street, Urbana, IL;VLSI Information Processing Systems (VIPS) Group, Coordinated Science Laboratory/ECE Department, University of Illinois at Urbana-Champaign, 1308 West Main Street, Urbana, IL
Venue:
ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Year:
1999

Principles of CMOS VLSI design: a systems perspective

Principles of CMOS VLSI design: a systems perspective
Noise in deep submicron digital design

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Design methodologies for noise in digital integrated circuits

DAC '98 Proceedings of the 35th annual Design Automation Conference
Low-Power CMOS Design

Low-Power CMOS Design
Process variation effects on circuit performance: TCAD simulation of 256-Mbit technology [DRAMs]

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Reliable low-power design in the presence of deep submicron noise (embedded tutorial session)

ISLPED '00 Proceedings of the 2000 international symposium on Low power electronics and design
Low swing dual threshold voltage domino logic

Proceedings of the 12th ACM Great Lakes symposium on VLSI
A novel technique to improve noise immunity of CMOS dynamic logic circuits

Proceedings of the 41st annual Design Automation Conference
On circuit techniques to improve noise immunity of CMOS dynamic logic

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Hi-index	0.00