Mixed-swing quadrail for low power dual-rail domino logic

Authors:
Bharath Ramasubramanian;Herman Schmit;L. Richard Carley
Affiliations:
SUN Microsystems Sunnyvale, CA;Carnegie Mellon University, Dept. of Electrical and Comp. Eng., Pittsburgh, PA;Carnegie Mellon University, Dept. of Electrical and Comp. Eng., Pittsburgh, PA
Venue:
ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Year:
1999

Principles of CMOS VLSI design: a systems perspective

Principles of CMOS VLSI design: a systems perspective
Static power driven voltage scaling and delay driven buffer sizing in mixed swing QuadRail for sub-1V I/O swings

ISLPED '96 Proceedings of the 1996 international symposium on Low power electronics and design
Exploring the design space of mixed swing QuadRail for low-power digital circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
High speed CMOS design styles

High speed CMOS design styles
Digital Computer Arithmetic

Digital Computer Arithmetic
Clock-Delayed Domino for Adder and Combinational Logic Desig

ICCD '96 Proceedings of the 1996 International Conference on Computer Design, VLSI in Computers and Processors

Low-swing clock domino logic incorporating dual supply and dual threshold voltages

Proceedings of the 39th annual Design Automation Conference
Reduced dynamic swing domino logic

Proceedings of the 13th ACM Great Lakes symposium on VLSI
Identification of Crosstalk Switch Failures in Domino CMOS Circuits

ITC '00 Proceedings of the 2000 IEEE International Test Conference
ATPG for Noise-Induced Switch Failures in Domino Logic

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design

Hi-index	0.00