High-level synthesis with pin constraints for multiple-chip designs
DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Automatic module allocation in high level synthesis
EURO-DAC '92 Proceedings of the conference on European design automation
A methodology and design tools to support system-level VLSI design
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
PARAS: system-level concurrent partitioning and scheduling
ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Partitioning of VLSI circuits and systems
DAC '96 Proceedings of the 33rd annual Design Automation Conference
Resource sharing in hierarchical synthesis
ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
ACM Transactions on Design Automation of Electronic Systems (TODAES)
Synchronization detection for multi-process hierarchical synthesis
Proceedings of the 11th international symposium on System synthesis
A three-step approach to the functional partitioning of large behavioral processes
Proceedings of the 11th international symposium on System synthesis
Optimal synthesis of multichip architectures
ICCAD '92 Proceedings of the 1992 IEEE/ACM international conference on Computer-aided design
A prototyping environment for hardware/software codesign in the COBRA project
CODES '94 Proceedings of the 3rd international workshop on Hardware/software co-design
Mapping of Discrete Cosine Transforms onto Distributed Hardware Architectures
Journal of Signal Processing Systems
| Hi-index | 0.04 |