Shared memory implementations of synchronous dataflow specifications

Authors:
Praveen K. Murthy;Shuvra S. Bhattacharyya
Affiliations:
Angeles Design Systems, San Jose, Ca;University of Maryland, College Park, MD
Venue:
DATE '00 Proceedings of the conference on Design, automation and test in Europe
Year:
2000

Citing 7
Cited 4

Static scheduling of synchronous data flow programs for digital signal processing

IEEE Transactions on Computers
Joint Minimization of Code and Data for Synchronous DataflowPrograms

Formal Methods in System Design
Memory efficient software synthesis form dataflow graph

Proceedings of the 11th international symposium on System synthesis
Code Generation for Embedded Processors

Code Generation for Embedded Processors
Software Synthesis from Dataflow Graphs

Software Synthesis from Dataflow Graphs
Array Placement for Storage Size Reduction in Embedded Multimedia Systems

ASAP '97 Proceedings of the IEEE International Conference on Application-Specific Systems, Architectures and Processors
A Buffer Merging Technique for Reducing Memory Requirements of Synchronous Dataflow Specifications

Proceedings of the 12th international symposium on System synthesis

Minimising buffer requirements of synchronous dataflow graphs with model checking

Proceedings of the 42nd annual Design Automation Conference
Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs

Proceedings of the 43rd annual Design Automation Conference
Nucleos: a runtime system for ultra-compact wireless sensor nodes

EMSOFT '10 Proceedings of the tenth ACM international conference on Embedded software
Overview of the MPEG Reconfigurable Video Coding Framework

Journal of Signal Processing Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract