SDL with applications from protocol specification
SDL with applications from protocol specification
Hardware/software co-simulation
DAC '94 Proceedings of the 31st annual Design Automation Conference
Protocol selection and interface generation for HW-SW codesign
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
DAC '97 Proceedings of the 34th annual Design Automation Conference
Proceedings of the 37th Annual Design Automation Conference
Techniques for reducing read latency of core bus wrappers
DATE '00 Proceedings of the conference on Design, automation and test in Europe
Standards for system-level design: practical reality or solution in search of a question?
DATE '00 Proceedings of the conference on Design, automation and test in Europe
Methodology for hardware/software co-verification in C/C++ (short paper)
ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Pre-Fetching for Improved Core Interfacing
Proceedings of the 12th international symposium on System synthesis
A generic wrapper architecture for multi-processor SoC cosimulation and design
Proceedings of the ninth international symposium on Hardware/software codesign
Optimal message-passing for data coherency in distributed architecture
Proceedings of the 15th international symposium on System Synthesis
Colif: A Design Representation for Application-Specific Multiprocessor SOCs
IEEE Design & Test
A timing-accurate modeling and simulation environment for networked embedded systems
Proceedings of the 40th annual Design Automation Conference
Application of Multi-domain and Multi-language Cosimulation To an Optical MEM Switch Design
ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
An IP-based on-chip packet-switched network
Networks on chip
Extending the transaction level modeling approach for fast communication architecture exploration
Proceedings of the 41st annual Design Automation Conference
Journal of Systems and Software - Special issue: Rapid system prototyping
A Multi-Level Design Flow for Incorporating IP Cores: Case Study of 1D Wavelet IP Integration
DATE '03 Proceedings of the conference on Design, Automation and Test in Europe: Designers' Forum - Volume 2
A Systematic Approach to Exploring Embedded System Architectures at Multiple Abstraction Levels
IEEE Transactions on Computers
On-Chip Communication Architectures: System on Chip Interconnect
On-Chip Communication Architectures: System on Chip Interconnect
Fast exploration of bus-based communication architectures at the CCATB abstraction
ACM Transactions on Embedded Computing Systems (TECS)
Quantitative analysis of the speed/accuracy trade-off in transaction level modeling
ACM Transactions on Embedded Computing Systems (TECS)
Exploring Multi-Paradigm Modeling Techniques
Simulation
A case for visualization-integrated system-level design space exploration
SAMOS'05 Proceedings of the 5th international conference on Embedded Computer Systems: architectures, Modeling, and Simulation
| Hi-index | 0.01 |