A generic wrapper architecture for multi-processor SoC cosimulation and design

Authors:
Sungjoo Yoo;Gabriela Nicolescu;Damien Lyonnard;Amer Baghdadi;Ahmed A. Jerraya
Affiliations:
SLS Group, TIMA Laboratory, 46 Avenue Félix Viallet, 38031 Grenoble, France;SLS Group, TIMA Laboratory, 46 Avenue Félix Viallet, 38031 Grenoble, France;SLS Group, TIMA Laboratory, 46 Avenue Félix Viallet, 38031 Grenoble, France;SLS Group, TIMA Laboratory, 46 Avenue Félix Viallet, 38031 Grenoble, France;SLS Group, TIMA Laboratory, 46 Avenue Félix Viallet, 38031 Grenoble, France
Venue:
Proceedings of the ninth international symposium on Hardware/software codesign
Year:
2001

Citing 18
Cited 13

SDL with applications from protocol specification

SDL with applications from protocol specification
Hardware/software co-simulation

DAC '94 Proceedings of the 31st annual Design Automation Conference
Constructing application-specific heterogeneous embedded architectures from custom HW/SW applications

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Interface-based design

DAC '97 Proceedings of the 34th annual Design Automation Conference
Dynamic communication models in embedded system co-simulation

DAC '97 Proceedings of the 34th annual Design Automation Conference
A geographically distributed framework for embedded system design and validation

DAC '98 Proceedings of the 35th annual Design Automation Conference
COSY communication IP's

Proceedings of the 37th Annual Design Automation Conference
Communication architecture tuners: a methodology for the design of high-performance communication architectures for systems-on-chips

Proceedings of the 37th Annual Design Automation Conference
Techniques for reducing read latency of core bus wrappers

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Standards for system-level design: practical reality or solution in search of a question?

DATE '00 Proceedings of the conference on Design, automation and test in Europe
An efficient architecture model for systematic design of application-specific multiprocessor SoC

Proceedings of the conference on Design, automation and test in Europe
Mixed-level cosimulation for fine gradual refinement of communication in SoC design

Proceedings of the conference on Design, automation and test in Europe
Methodology for hardware/software co-verification in C/C++ (short paper)

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Scalable and flexible cosimulation of SoC designs with heterogeneous multi-processor target architectures

Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Automatic generation of application-specific architectures for heterogeneous multiprocessor system-on-chip

Proceedings of the 38th annual Design Automation Conference
Latency-guided on-chip bus network design

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Efficient exploration of the SoC communication architecture design space

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Optimizing communication in embedded system co-simulation

CODES '97 Proceedings of the 5th International Workshop on Hardware/Software Co-Design

Automatic generation of embedded memory wrapper for multiprocessor SoC

Proceedings of the 39th annual Design Automation Conference
Component-based design approach for multicore SoCs

Proceedings of the 39th annual Design Automation Conference
Unifying memory and processor wrapper architecture in multiprocessor SoC design

Proceedings of the 15th international symposium on System Synthesis
Multiprocessor SoC Platforms: A Component-Based Design Approach

IEEE Design & Test
Static analysis of transaction-level models

Proceedings of the 40th annual Design Automation Conference
Application of Multi-domain and Multi-language Cosimulation To an Optical MEM Switch Design

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Supporting Cache Coherence in Heterogeneous Multiprocessor Systems

Proceedings of the conference on Design, automation and test in Europe - Volume 2
Object-based hardware/software component interconnection model for interface design in system-on-a-chip circuits

Journal of Systems and Software - Special issue: Rapid system prototyping
Integrating Cache Coherence Protocols for Heterogeneous Multiprocessor Systems, Part 1

IEEE Micro
Methods for evaluating and covering the design space during early design development

Integration, the VLSI Journal
Cache coherence support for non-shared bus architecture on heterogeneous MPSoCs

Proceedings of the 42nd annual Design Automation Conference
On-Chip Communication Architectures: System on Chip Interconnect

On-Chip Communication Architectures: System on Chip Interconnect
Chip Hardware-in-the-Loop Simulation (CHILS) - embedding microcontroller hardware in simulation

MS '08 Proceedings of the 19th IASTED International Conference on Modelling and Simulation

Quantified Score

Hi-index	0.01

Visualization

Abstract

In communication refinement with multiple communication protocols and abstraction levels, the system specification is described by heterogeneous components in terms of communication protocols and abstraction levels. To adapt each heterogeneous component to the other part of system, we present a generic wrapper architecture that can adapt different protocols or different abstraction levels, or both. In this paper, we give a detailed explanation of applying the generic wrapper architecture to mixed-level cosimulation. As preliminary experiments, we applied it to mixed-level cosimulation of an IS-95 CDMA cellular phone system.