Physical design for FPGAs

  • Authors:
  • Rajeev Jayaraman

  • Affiliations:
  • Xilinx Inc., 2100 Logic Drive, San Jose, CA

  • Venue:
  • Proceedings of the 2001 international symposium on Physical design
  • Year:
  • 2001

Quantified Score

Hi-index 0.01

Visualization

Abstract

FPGAs have been growing at a rapid rate in the past few years. Their ever-increasing gate densities and performance capabilities are making them very popular in the design of digital systems. In this paper we discuss the state-of-the-art in FPGA physical design. Compared to physical design in traditional ASICs, FPGAs pose a different set of requirements and challenges. Consequently the algorithms in FPGA physical design have evolved differently from their ASIC counterparts. Apart from allowing FPGA users to implement their designs on FPGAs, FPGA physical design is also used extensively in developing and evaluating new FPGA architectures. Finally, the future of FPGA physical design is discussed along with how it is interacting with the latest FPGA technologies.