An efficient design-for-verification technique for HDLs

Authors:
Chien-Nan Jimmy Liu;I-Ling Chen;Jing-Yang Jou
Affiliations:
Department of Electronics Engineering, National Chiao Tung University, Taiwan, R.O.C.;Department of Electronics Engineering, National Chiao Tung University, Taiwan, R.O.C.;Department of Electronics Engineering, National Chiao Tung University, Taiwan, R.O.C.
Venue:
Proceedings of the 2001 Asia and South Pacific Design Automation Conference
Year:
2001

Citing 9
Cited 0

Automatic functional test generation using the extended finite state machine model

DAC '93 Proceedings of the 30th international Design Automation Conference
Non-scan design-for-testability of RT-level data paths

ICCAD '94 Proceedings of the 1994 IEEE/ACM international conference on Computer-aided design
Enhancing high-level control-flow for improved testability

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Toward formalizing a validation methodology using simulation coverage

DAC '97 Proceedings of the 34th annual Design Automation Conference
Functional vector generation for HDL models using linear programming and 3-satisfiability

DAC '98 Proceedings of the 35th annual Design Automation Conference
Functional verification of large ASICs

DAC '98 Proceedings of the 35th annual Design Automation Conference
A study in coverage-driven test generation

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Practical code coverage for Verilog

IVC '95 Proceedings of the 4th IEEE International Verilog HDL Conference
On computing the minimum feedback vertex set of a directed graph by contraction operations

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Due to the high complexity of modern circuit designs, verification has become the major bottleneck of the entire design process. There is an emerging need for a practical solution to reduce the verification time. In manufacturing test, a well-known technique, "design-for-testability", is often used to reduce the testing time. By inserting some extra circuits on the hard-to-test points, the testability can be improved and the testing time can be reduced. In this paper, we apply the similar idea to functional verification and propose an efficient "design-for-verification" (DFV) technique to help users reduce the verification time. The conditions for hard-to-control (HTC) codes in a HDL design are clearly defined, and an efficient algorithm to detect them automatically is proposed. Besides the HTC detection, we also propose an algorithm that can eliminate those HTC points with minimum number of DFV points. By the help of those DFV points, the number of required test patterns to reach the same coverage can be greatly reduced especially for deep-sequential designs.