Static resource models of instruction sets

Authors:
Q. Zhao;T. Basten;B. Mesman;C. A. J. van Eijk;J. A. G. Jess
Affiliations:
Eindhoven University of Technology, Eindhoven, The Netherlands;Eindhoven University of Technology, Eindhoven, The Netherlands;Philips Research Laboratories, Eindhoven, The Netherlands;Magma Design Automation;Eindhoven University of Technology, Eindhoven, The Netherlands
Venue:
Proceedings of the 14th international symposium on Systems synthesis
Year:
2001

Citing 11
Cited 1

Conflict modelling and instruction scheduling in code generation for in-house DSP cores

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
Using register-transfer paths in code generation for heterogeneous memory-register architectures

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Instruction selection for embedded DSPs with complex instructions

EURO-DAC '96/EURO-VHDL '96 Proceedings of the conference on European design automation
Instruction set definition and instruction selection for ASIPs

ISSS '94 Proceedings of the 7th international symposium on High-level synthesis
An integrated approach to retargetable code generation

ISSS '94 Proceedings of the 7th international symposium on High-level synthesis
ISDL: an instruction set description language for retargetability

DAC '97 Proceedings of the 34th annual Design Automation Conference
Code selection for media processors with SIMD instructions

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Retargetable Code Generation for Digital Signal Processors

Retargetable Code Generation for Digital Signal Processors
Describing instruction set processors using nML

EDTC '95 Proceedings of the 1995 European conference on Design and Test
Some scheduling techniques and an easily schedulable horizontal architecture for high performance scientific computing

MICRO 14 Proceedings of the 14th annual workshop on Microprogramming
Efficient Scheduling of DSP Code on Processors with Distributed Register Files

Proceedings of the 12th international symposium on System synthesis

Static resource models for code-size efficient embedded processors

ACM Transactions on Embedded Computing Systems (TECS)

Quantified Score

Hi-index	0.00

Visualization

Abstract

Due to an increasing need for flexibility, embedded systems embody more and more programmable processors as their core components. Because of silicon area and power considerations, the corresponding instruction sets are often highly encoded to minimize code size for given performance requirements. This has hampered the development of robust optimizing compilers because the resulting irregular instruction set architectures are far from convenient compiler targets. Among others, they introduce a strong phase coupling between the tasks of instruction selection and scheduling. Traditional methods perform these tasks in different phases, thereby yielding inferior schedules. In this paper, we present an approach that reduces the need for explicit instruction selection by transferring constraints implied by the instruction set to static resource constraints. All resulting schedules are then guaranteed to correspond to a valid implementation with available instructions. We demonstrate a practical way to identify and construct a static resource model from a given instruction set. Experimental results show the efficacy of our approach.