Cryptographic rights management of FPGA intellectual property cores

Authors:
Tom Kean
Affiliations:
Algotronix Ltd., Edinburgh, United Kingdom
Venue:
FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
Year:
2002

Citing 0
Cited 11

Secure IP downloading for SRAM FPGAs

Microprocessors & Microsystems
Designing secure systems on reconfigurable hardware

ACM Transactions on Design Automation of Electronic Systems (TODAES)
FPGA Intrinsic PUFs and Their Use for IP Protection

CHES '07 Proceedings of the 9th international workshop on Cryptographic Hardware and Embedded Systems
Efficient Helper Data Key Extractor on FPGAs

CHES '08 Proceeding sof the 10th international workshop on Cryptographic Hardware and Embedded Systems
Anti-counterfeiting, key distribution, and key storage in an ambient world via physical unclonable functions

Information Systems Frontiers
Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation

Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation
A generic framework to enforce access control in FPGAs with dynamic reconfiguration

SEA '07 Proceedings of the 11th IASTED International Conference on Software Engineering and Applications
Security Primitives for Reconfigurable Hardware-Based Systems

ACM Transactions on Reconfigurable Technology and Systems (TRETS)
RF authenticated protection scheme for SRAM-based FPGA IP cores

International Journal of Electronic Security and Digital Forensics
Using Data Contention in Dual-ported Memories for Security Applications

Journal of Signal Processing Systems
RFID based access control protection scheme for SRAM FPGA IP cores

Microprocessors & Microsystems

Quantified Score

Hi-index	0.00

Visualization

Abstract

As the capacity of FPGA's increases to millions of equivalent gates the use of Intellectual Property (IP) cores becomes increasingly important to control design complexity. FPGA's are becoming platforms for integrating a system solution from components supplied by independent vendors in the same way as printed circuit boards provided a platform for earlier generations of designers. However, the current commercial model for IP cores involves large up-front license fees reminiscent of ASIC NRE charges. In order to match the IP core business model to the low to medium volume applications addressed by FPGA customers it is important to develop cryptographic techniques which allow IP core vendors to sell their product on a pay-per-use basis rather than through up-front license fees.