Power estimation methods for analog circuits for architectural exploration of integrated systems

  • Authors:
  • Erik Lauwers;Georges Gielen

  • Affiliations:
  • Katholieke Univ. Leuven, Leuven-Heverlee, Belgium;Katholieke Univ. Leuven, Leuven-Heverlee, Belgium

  • Venue:
  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • Year:
  • 2002

Quantified Score

Hi-index 0.00

Visualization

Abstract

This paper describes methods for analog-power estimation and practically applies them to two different classes of analog circuits. Such power estimators, that return a power estimate given only a block's specification values without knowing its detailed circuit implementation, are valuable components for architectural exploration tools and hence interesting for high-level system designers. As an illustration, two estimators are presented: one for high-speed analog-to-digital converters (ADCs) and one for analog-continuous time filters. The ADC power estimator is a technology scalable closed formula and yields first-order results within an accuracy factor of about 2.2 for the whole class of high-speed Nyquist-rate ADCs. The filter-power estimator is of a more complex nature. It uses a crude filter synthesis, in combination with operational transconductor amplifier behavioral models to generate accurate results as well, but restricted to certain filter implementations.