A high-level design and optimization tool for analog RF receiver front-ends
ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
DATE '99 Proceedings of the conference on Design, automation and test in Europe
Power estimation methods for analog circuits for architectural exploration of integrated systems
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The sizing rules method for analog integrated circuit design
Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Performance Modeling of Analog Integrated Circuits Using Least-Squares Support Vector Machines
Proceedings of the conference on Design, automation and test in Europe - Volume 1
A two-layer library-based approach to synthesis of analog systems from VHDL-AMS specifications
ACM Transactions on Design Automation of Electronic Systems (TODAES)
A combined feasibility and performance macromodel for analog circuits
Proceedings of the 42nd annual Design Automation Conference
Classification of analog synthesis tools based on their architecture selection mechanisms
Integration, the VLSI Journal
Systematic Methodology for High-Level Performance Modeling of Analog Systems
VLSID '09 Proceedings of the 2009 22nd International Conference on VLSI Design
Analog Design Centering and Sizing
Analog Design Centering and Sizing
High-Level Modeling and Synthesis of Analog Integrated Systems
High-Level Modeling and Synthesis of Analog Integrated Systems
Analog circuits optimization based on evolutionary computation techniques
Integration, the VLSI Journal
An automated high-level topology generation procedure for continuous-time ΣΔ modulator
Integration, the VLSI Journal
Design of Analog Filters 2nd Edition
Design of Analog Filters 2nd Edition
Optimal design of a CMOS op-amp via geometric programming
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
CMOS op-amp sizing using a geometric programming formulation
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Robust Analog/RF Circuit Design With Projection-Based Performance Modeling
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A Fast Exploration Procedure for Analog High-Level Specification Translation
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
| Hi-index | 0.00 |
This paper presents a systematic methodology for the generation of high-level performance models for analog component blocks. The transistor sizes of the circuit-level implementations of the component blocks along with a set of geometry constraints applied over them define the sample space. A Halton sequence generator is used as a sampling algorithm. Performance data are generated by simulating each sampled circuit configuration through SPICE. Least squares support vector machine (LS-SVM) is used as a regression function. Optimal values of the model hyper parameters are determined through a grid search-based technique and a genetic algorithm- (GA-) based technique. The high-level models of the individual component blocks are combined analytically to construct the high-level model of a complete system. The constructed performance models have been used to implement a GAbased high-level topology sizing process. The advantages of the present methodology are that the constructed models are accurate with respect to real circuit-level simulation results, fast to evaluate, and have a good generalization ability. In addition, the model construction time is low and the construction process does not require any detailed knowledge of circuit design. The entire methodology has been demonstrated with a set of numerical results.