Specification and design of embedded systems
Specification and design of embedded systems
Test economics and design for testability for electronic circuits and systems
Test economics and design for testability for electronic circuits and systems
Hardware/software partitioning and pipelining
DAC '97 Proceedings of the 34th annual Design Automation Conference
Development cost and size estimation starting from high-level specifications
Proceedings of the ninth international symposium on Hardware/software codesign
Software Engineering Economics
Software Engineering Economics
A Hardware-Software Codesign Methodology for DSP Applications
IEEE Design & Test
Hardware-Software Cosynthesis for Digital Systems
IEEE Design & Test
Hardware-Software Cosynthesis for Microcontrollers
IEEE Design & Test
Incorporating Cost Modeling in Embedded-System Design
IEEE Design & Test
Virtual prototyping of embedded digital systems: hardware/software codesign, integration, and test
Virtual prototyping of embedded digital systems: hardware/software codesign, integration, and test
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Extending systems-on-chip to the third dimension: performance, cost and technological tradeoffs
Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
| Hi-index | 0.00 |
Hardware/software co-design methodologies generally focus on the prediction of system performance or co-verification of system functionality. This study extends this conventional focus through the development of a methodology and software tool that evaluates system (hardware and software) development, fabrication, and testing costs (dollar costs) concurrent with hardware/software partitioning in a co-design environment.Based on the determination of key metrics such as gate count and lines of software, a new tool called Ghost, evaluates software and hardware development, fabrication, packaging and testing costs. Ghost enables optimization of hardware/software partitioning as a function of specific combinations of hardware foundries and software development environments.