Testable Design of Single-Output Sequential Machines Using Checking Experiments

Authors:
K. K. Saluja;Ramaswami Dandapani
Affiliations:
Univ. of Wisconsin, Madison, WI;Youngstown State Univ., OH
Venue:
IEEE Transactions on Computers
Year:
1986

Citing 8
Cited 0

VLSI Testing

Computer - IEEE Centennial: the state of computing
Design for Testability A Survey

IEEE Transactions on Computers
Sequential Network Design Using Extra Inputs for Fault Detection

IEEE Transactions on Computers
Syndrome-Testable Design of Combinational Circuits

IEEE Transactions on Computers
Transition Count Testing of Combinational Logic Circuits

IEEE Transactions on Computers
Easily Testable Sequential Machines with Extra Inputs

IEEE Transactions on Computers
Fault detecting experiments for sequential circuits

SWCT '64 Proceedings of the 1964 Proceedings of the Fifth Annual Symposium on Switching Circuit Theory and Logical Design
Signature Testing of Sequential Machines

IEEE Transactions on Computers

Quantified Score

Hi-index	15.00

Visualization

Abstract

The problem of testing sequential machines using checking experiments is investigated. A method of modifying sequential machines by adding a controllable input is presented. A procedure is given to construct checking experiments for the modified machine and it is shown that only one output observation is sufficient to determine whether the machine is fault free.