Design and Analysis of Area-IO DRAM/Logic Integration with System-in-a-Package(SiP)
ISQED '05 Proceedings of the 6th International Symposium on Quality of Electronic Design
Area-IO DRAM/logic integration with system-in-a-package (SiP)
Proceedings of the 2005 Asia and South Pacific Design Automation Conference
Law of large numbers system design
Nano, quantum and molecular computing
ISCA '08 Proceedings of the 35th Annual International Symposium on Computer Architecture
Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation
Reconfigurable Computing: The Theory and Practice of FPGA-Based Computation
SRAM leakage reduction by row/column redundancy under random within-die delay variation
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
A 1GHz, DDR2/3 SSTL driver with On-Die Termination, strength calibration, and slew rate control
Computers and Electrical Engineering
Pragmatic integration of an SRAM row cache in heterogeneous 3-D DRAM architecture using TSV
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
| Hi-index | 0.00 |
From the Publisher:DRAM (Dynamic Random Access Memory) circuits are the most manufactured integrated circuits in production with annual sales of $25 billion. The future will bring embedding DRAM with data processors for complete systems on a chip. This has increased the number of design engineers doing DRAM design. DRAM Circuit Design: A Tutorial teaches the introductory-level design of DRAM memory chips. Topics covered include: DRAM Array, The Peripheral Circuitry, Global Circuitry and Considerations, Voltage Converters, and synchronization in DRAMs.