Simulation approaches for strongly coupled interconnect systems

Authors:
Joel R. Phillips;L. Miguel Silveira
Affiliations:
Cadence Berkeley Laboratories, Cadence Design Systems, San Jose, CA;IST/Technical Univ. Lisbon, Lisboa, Portugal
Venue:
Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design
Year:
2001

Citing 9
Cited 9

Relaxation techniques for the simulation of VLSI circuits

Relaxation techniques for the simulation of VLSI circuits
Direct methods for sparse matrices

Direct methods for sparse matrices
Extraction of circuit models for substrate cross-talk

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
IES3: a fast integral equation solver for efficient 3-dimensional extraction

ICCAD '97 Proceedings of the 1997 IEEE/ACM international conference on Computer-aided design
Fast methods for extraction and sparsification of substrate coupling

Proceedings of the 37th Annual Design Automation Conference
Large-scale capacitance calculation

Proceedings of the 37th Annual Design Automation Conference
Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits

Simulation Techniques and Solutions for Mixed-Signal Coupling in Integrated Circuits
Hierarchical interconnect circuit models

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Fast Computation of Substrate Resistances in Large Circuits

EDTC '96 Proceedings of the 1996 European conference on Design and Test

HSpeedEx: a high-speed extractor for substrate noise analysis in complex mixed signal SOC

Proceedings of the 39th annual Design Automation Conference
Comprehensive frequency-dependent substrate noise analysis using boundary element methods

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Analysis and optimization of substrate noise coupling in single-chip RF transceiver design

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Exploiting input information in a model reduction algorithm for massively coupled parasitic networks

Proceedings of the 41st annual Design Automation Conference
SILCA: Fast-Yet-Accurate Time-Domain Simulation of VLSI Circuits with Strong Parasitic Coupling Effects

Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design
An Efficiently Preconditioned GMRES Method for Fast Parasitic-Sensitive Deep-Submicron VLSI Circuit Simulation

Proceedings of the conference on Design, Automation and Test in Europe - Volume 2
A quasi-newton preconditioned Newton-Krylov method for robust and efficient time-domain simulation of integrated circuits with strong parasitic couplings

ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference
Fast-yet-accurate PVT simulation by combined direct and iterative methods

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Substrate model extraction using finite differences and parallel multigrid

Integration, the VLSI Journal

Quantified Score

Hi-index	0.00

Visualization

Abstract

Shrinking feature sizes and increasing speeds of operation make interconnect-related effects very relevant for current circuit verification methodologies. Reliable and accurate system verification requires the full analysis of circuits together with the environment that surrounds them, including the common substrate, the packaging structures, and perhaps even board information. In this paper we discuss circuit-level simulation algorithms that enable the analysis of the impact of strongly coupled interconnect structures on nonlinear circuit operation, so as to allow reliable and accurate system verification.