Sequential delay budgeting with interconnect prediction

Authors:
Chao-Yang Yeh;Malgorzata Marek-Sadowska
Affiliations:
University of California, Santa Barbara, CA;University of California, Santa Barbara, CA
Venue:
Proceedings of the 2003 international workshop on System-level interconnect prediction
Year:
2003

Citing 10
Cited 1

Clock Skew Optimization

IEEE Transactions on Computers
Layout aware retiming

GLSVLSI '01 Proceedings of the 11th Great Lakes symposium on VLSI
Edge separability based circuit clustering with application to circuit partitioning

ASP-DAC '00 Proceedings of the 2000 Asia and South Pacific Design Automation Conference
Integrated retiming and placement for field programmable gate arrays

FPGA '02 Proceedings of the 2002 ACM/SIGDA tenth international symposium on Field-programmable gate arrays
VPR: A new packing, placement and routing tool for FPGA research

FPL '97 Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications
Timing-driven placement using design hierarchy guided constraint generation

Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Utilizing the retiming-skew equivalence in a practical algorithm for retiming large circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
An evaluation of bipartitioning techniques

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
A delay budgeting algorithm ensuring maximum flexibility in placement

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
On wirelength estimations for row-based placement

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Sequential delay budgeting with interconnect prediction

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we describe sequential retiming with delay budgeting and interconnect lengths prediction. The quality of sequential retiming depends upon the estimated interconnect delays. We derive the interconnect delays from the average net-lengths predictions and the newly proposed mutual contraction measure [9]. We transform the predicted net lengths into net weights and use them in our sequential budgeting. The results show that sequential retiming with the new net weighting and budgeting to estimate the net delays can improve circuit speeds by 12.29% on the average, compared to timing-driven placement. The new net weighting method is better than the uniform weighting. Retiming with estimated net delays is better than retiming at the logic level only.