A Comparison of Two Verification Methods for Speculative Instruction Execution

Authors:
Tamarah Arons;Amir Pnueli
Affiliations:
-;-
Venue:
TACAS '00 Proceedings of the 6th International Conference on Tools and Algorithms for Construction and Analysis of Systems: Held as Part of the European Joint Conferences on the Theory and Practice of Software, ETAPS 2000
Year:
2000

Citing 11
Cited 6

The existence of refinement mappings

Theoretical Computer Science
Computer architecture (2nd ed.): a quantitative approach

Computer architecture (2nd ed.): a quantitative approach
A Tutorial on Using PVS for Hardware Verification

TPCD '94 Proceedings of the Second International Conference on Theorem Provers in Circuit Design - Theory, Practice and Experience
Combining Symbolic Model Checking with Uninterpreted Functions for Out-of-Order Processor Verification

FMCAD '98 Proceedings of the Second International Conference on Formal Methods in Computer-Aided Design
Verification of Data-Insensitive CIrcuits: An In-Order-Retirement Case Study

FMCAD '98 Proceedings of the Second International Conference on Formal Methods in Computer-Aided Design
Verifying out-of-order executions

Proceedings of the IFIP WG 10.5 International Conference on Correct Hardware Design and Verification Methods: Advances in Hardware Design and Verification
Formal Verification of Out-of-Order Execution Using Incremental Flushing

CAV '98 Proceedings of the 10th International Conference on Computer Aided Verification
Verification of an Implementation of Tomasulo's Algorithm by Compositional Model Checking

CAV '98 Proceedings of the 10th International Conference on Computer Aided Verification
Processor Verification with Precise Exeptions and Speculative Execution

CAV '98 Proceedings of the 10th International Conference on Computer Aided Verification
Verifying Tomasulo's Algoithm by Refinement

VLSID '99 Proceedings of the 12th International Conference on VLSI Design - 'VLSI for the Information Appliance'
An efficient algorithm for exploiting multiple arithmetic units

IBM Journal of Research and Development

Modeling and Verification of Out-of-Order Microprocessors in UCLID

FMCAD '02 Proceedings of the 4th International Conference on Formal Methods in Computer-Aided Design
A Framework for Microprocessor Correctness Statements

CHARME '01 Proceedings of the 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods
Optimization techniques for verification of out-of-order execution machines

Journal of Electrical and Computer Engineering
Pipelined microprocessors optimization and debugging

ARC'10 Proceedings of the 6th international conference on Reconfigurable Computing: architectures, Tools and Applications
Desynchronization: design for verification

Proceedings of the International Conference on Formal Methods in Computer-Aided Design
Formal Verification and Debugging of Precise Interrupts on High Performance Microprocessors

ACM Transactions on Design Automation of Electronic Systems (TODAES)

Quantified Score

Hi-index	0.00

Visualization

Abstract

In this paper we describe and compare two methodologies for verifying the correctness of a speculative out-of-order execution system with interrupts. Both methods are deductive (we use PVS) and are based on refinement. The first proof is by direct refinement to a sequential system; the second proof combines refinement with induction over the number of retirement buffer slots.