Introduction to HOL: a theorem proving environment for higher order logic
Introduction to HOL: a theorem proving environment for higher order logic
Formal verification by symbolic evaluation of partially-ordered trajectories
Formal Methods in System Design - Special issue on symbolic model checking
Combining theorem proving and trajectory evaluation in an industrial environment
DAC '98 Proceedings of the 35th annual Design Automation Conference
Modelling systems: practical tools and techniques in software development
Modelling systems: practical tools and techniques in software development
Principles of verifiable RTL design: a functional coding style supporting verification processes in Verilog
Communication protocols for mathematical services
Symbolic computation and automated reasoning
Interfacing computer algebra and deduction systems
Symbolic computation and automated reasoning
&OHgr;-ANTS- combining interactive and automated theorem proving
Symbolic computation and automated reasoning
Symbolic Model Checking
Frontiers of Combining Systems: First International Workshop, Munich, March 1996
Frontiers of Combining Systems: First International Workshop, Munich, March 1996
The Definition of Standard ML
Frontiers of Combining Systems 2
Frontiers of Combining Systems 2
Computer-Aided Reasoning: An Approach
Computer-Aided Reasoning: An Approach
A Tutorial on Stålmarck‘s Proof Procedure for PropositionalLogic
Formal Methods in System Design - Special issue on formal methods for computer-added design
Proceedings of the Third International Workshop on Frontiers of Combining Systems
FroCoS '00 Proceedings of the Third International Workshop on Frontiers of Combining Systems
The KeY Approach: Integrating Object Oriented Design and Formal Verification
JELIA '00 Proceedings of the European Workshop on Logics in Artificial Intelligence
Consistent Integration of Formal Methods
TACAS '00 Proceedings of the 6th International Conference on Tools and Algorithms for Construction and Analysis of Systems: Held as Part of the European Joint Conferences on the Theory and Practice of Software, ETAPS 2000
TACAS '00 Proceedings of the 6th International Conference on Tools and Algorithms for Construction and Analysis of Systems: Held as Part of the European Joint Conferences on the Theory and Practice of Software, ETAPS 2000
Translating Specifications in VDM-SL to PVS
TPHOLs '96 Proceedings of the 9th International Conference on Theorem Proving in Higher Order Logics
TPHOLs '99 Proceedings of the 12th International Conference on Theorem Proving in Higher Order Logics
Lifted-FL: A Pragmatic Implementation of Combined Model Checking and Theorem Proving
TPHOLs '99 Proceedings of the 12th International Conference on Theorem Proving in Higher Order Logics
A HOL Conversion for Translating Linear Time Temporal Logic to omega-Automata
TPHOLs '99 Proceedings of the 12th International Conference on Theorem Proving in Higher Order Logics
Intel's Formal Verification Experience on the Willamette Development
TPHOLs '00 Proceedings of the 13th International Conference on Theorem Proving in Higher Order Logics
Verification of Infinite State Systems by Compositional Model Checking
CHARME '99 Proceedings of the 10th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods
Automatic Error Correction of Large Circuits Using Boolean Decomposition and Abstraction
CHARME '99 Proceedings of the 10th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods
Parameterized Verification of the FLASH Cache Coherence Protocol by Compositional Model Checking
CHARME '01 Proceedings of the 11th IFIP WG 10.5 Advanced Research Working Conference on Correct Hardware Design and Verification Methods
Combinations of Model Checking and Theorem Proving
FroCoS '00 Proceedings of the Third International Workshop on Frontiers of Combining Systems
The UniForM Workbench, a Universal Development Environment for Formal Methods
FM '99 Proceedings of the Wold Congress on Formal Methods in the Development of Computing Systems-Volume II
InVeST: A Tool for the Verification of Invariants
CAV '98 Proceedings of the 10th International Conference on Computer Aided Verification
NUSMV: A New Symbolic Model Verifier
CAV '99 Proceedings of the 11th International Conference on Computer Aided Verification
An Integration of Model Checking with Automated Proof Checking
Proceedings of the 7th International Conference on Computer Aided Verification
Integration of Automated and Interactive Theorem Proving in ILP
CADE-14 Proceedings of the 14th International Conference on Automated Deduction
System Description: MBASE, an Open Mathematical Knowledge Base
CADE-17 Proceedings of the 17th International Conference on Automated Deduction
System Description: Embedding Verification into Microsoft Excel
CADE-17 Proceedings of the 17th International Conference on Automated Deduction
Using SMT solvers to verify high-integrity programs
Proceedings of the second workshop on Automated formal methods
Hi-index | 0.00 |
PROSPER is a recently-completed ESPRIT Framework IV research project that investigated software architectures for component-based, embedded formal verification tools. The aim of the project was to make mechanized formal analysis more accessible in practice by providing a framework for integrating formal proof tools inside other software applications. This paper is an extended abstract of an invited presentation on Prosper given at FroCoS 2002. It describes the vision of the Prosper project and provides a summary of the technical approach taken and some of the lessons learned.