A Low Energy Clustered Instruction Memory Hierarchy for Long Instruction Word Processors

Authors:
Murali Jayapala;Francisco Barat;Pieter Op de Beeck;Francky Catthoor;Geert Deconinck;Henk Corporaal
Affiliations:
-;-;-;-;-;-
Venue:
PATMOS '02 Proceedings of the 12th International Workshop on Integrated Circuit Design. Power and Timing Modeling, Optimization and Simulation
Year:
2002

Citing 12
Cited 2

Cache design trade-offs for power and performance optimization: a case study

ISLPED '95 Proceedings of the 1995 international symposium on Low power design
Instruction buffering to reduce power in processors for signal processing

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special issue on low power electronics and design
Architectural and compiler support for energy reduction in the memory hierarchy of high performance microprocessors

ISLPED '98 Proceedings of the 1998 international symposium on Low power electronics and design
Instruction fetch energy reduction using loop caches for embedded applications with small tight loops

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Wattch: a framework for architectural-level power analysis and optimizations

Proceedings of the 27th annual international symposium on Computer architecture
L1 data cache decomposition for energy efficiency

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Power-aware partitioned cache architectures

ISLPED '01 Proceedings of the 2001 international symposium on Low power electronics and design
Exploring performance tradeoffs for clustered VLIW ASIPs

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
System and architecture-level power reduction of microprocessor-based communication and multi-media applications

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Design Challenges for New Application-Specific Processors

IEEE Design & Test
Datapath design for a VLIW Video Signal Processor

HPCA '97 Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture
Power Efficient Embedded Processor Ip's through Application-Specific Tag Compression in Data Caches

Proceedings of the conference on Design, automation and test in Europe

Instruction buffering exploration for low energy embedded processors

Journal of Embedded Computing - Low-power Embedded Systems
Low power engineering

Embedded Systems Design

Quantified Score

Hi-index	0.00

Visualization

Abstract

In the current embedded processors for media applications, up to 30% of the total processor power is consumed in the instruction memory hierarchy. In this context, we present an inherently low energy clustered instruction memory hierarchy template. Small instruction memories are distributed over groups of functional units and the interconnects are localized in order to minimize energy consumption. Furthermore, we present a simple profile based algorithm to optimally synthesize the L0 clusters, for a given application. Using a few representative multimedia benchmarks we show that up to 45% of the L0 buffer energy can be reduced using our clustering approach.