Efficient macro-code emulation in hardwired pipelined processors

Authors:
J. M. Mulder;R. J. Portier;A. Srivastava;R. in't Velt
Affiliations:
Section Digital Systems and Computer Architecture, Department of Electrical Engineering, Delft University of Technology, POBox 5031, 2600 AG Delft, The Netherlands;Section Digital Systems and Computer Architecture, Department of Electrical Engineering, Delft University of Technology, POBox 5031, 2600 AG Delft, The Netherlands;Section Digital Systems and Computer Architecture, Department of Electrical Engineering, Delft University of Technology, POBox 5031, 2600 AG Delft, The Netherlands;Section Digital Systems and Computer Architecture, Department of Electrical Engineering, Delft University of Technology, POBox 5031, 2600 AG Delft, The Netherlands
Venue:
MICRO 21 Proceedings of the 21st annual workshop on Microprogramming and microarchitecture
Year:
1988

Citing 5
Cited 3

Evaluation of the SPUR Lisp architecture

ISCA '86 Proceedings of the 13th annual international symposium on Computer architecture
And Now a Case for More Complex Instruction Sets

Computer
Architectural tradeoffs in the design of MIPS-X

ISCA '87 Proceedings of the 14th annual international symposium on Computer architecture
MASA: a multithreaded processor architecture for parallel symbolic computing

ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
Reduced instruction set computer architectures for vlsi (microprocessor, risc, multiple-windows - of - registers)

Reduced instruction set computer architectures for vlsi (microprocessor, risc, multiple-windows - of - registers)

An architecture framework for application-specific and scalable architectures

ISCA '89 Proceedings of the 16th annual international symposium on Computer architecture
Cost-effective design of application specific VLIW processors using the SCARCE framework

MICRO 22 Proceedings of the 22nd annual workshop on Microprogramming and microarchitecture
A flexible VLSI core for an adaptable architecture

MICRO 22 Proceedings of the 22nd annual workshop on Microprogramming and microarchitecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

Traditionally microcoded computers have been the ideal machines for implementing scalable architectures. These machines easily implement application-specific functionality in microcode and they allow architecturally transparent variation of cost/performance by trading off application code, microcode, and hardware. In contrast, hardwired machines are intrinsically incapable of implementing scalability, because they only implement a single level of interpretation. Recent RISC designs have introduced architectural features which partly resolve the scalability issues. They implement architectural openendness to allow application-specific functionality to be added to the architecture (by means of coprocessors and special function units). Additionally they define functions which, depending on application, cost, and performance, can be implemented in hardware or, by means of emulation, in software.Although identical from an abstract point of view, scalability by means of microprogramming and by means of emulation on a hardwired machine is significantly different. This paper describes the emulation facility provided in SCARCE (SCalable ARChitecture Experiment), a streamlined architecture specifically designed for a wide range of embedded applications, requiring high performance. While architecturally transparent, this emulation facility operates with little overhead (8 cycles), adds three control registers, and is always interruptible. By increasing the hardware investment, the overhead could be decreased to 4 cycles per trap.