Reducing execution parameter through correspondence in computer architecture
IBM Journal of Research and Development
Performance evaluation of on-chip register and cache organizations
ISCA '88 Proceedings of the 15th Annual International Symposium on Computer architecture
The rice parallel processing testbed
SIGMETRICS '88 Proceedings of the 1988 ACM SIGMETRICS conference on Measurement and modeling of computer systems
A simple interprocedural register allocation algorithm and its effectiveness for LISP
ACM Transactions on Programming Languages and Systems (TOPLAS)
Efficient macro-code emulation in hardwired pipelined processors
MICRO 21 Proceedings of the 21st annual workshop on Microprogramming and microarchitecture
The Clipper processor: instruction set architecture and implementation
Communications of the ACM
Data buffering: run-time versus compile-time support
ASPLOS III Proceedings of the third international conference on Architectural support for programming languages and operating systems
Instruction-path coprocessing to solve some RISC problems
ACM SIGARCH Computer Architecture News
The impact of code density on instruction cache performance
ISCA '89 Proceedings of the 16th annual international symposium on Computer architecture
An architecture framework for application-specific and scalable architectures
ISCA '89 Proceedings of the 16th annual international symposium on Computer architecture
Architectural support for reduced register saving/restoring in single-window register files
ACM Transactions on Computer Systems (TOCS)
Processor Architecture and Data Buffering
IEEE Transactions on Computers
16-bit vs. 32-bit instructions for pipelined microprocessors
ISCA '93 Proceedings of the 20th annual international symposium on computer architecture
Instruction sets and their implementations
MICRO 23 Proceedings of the 23rd annual workshop and symposium on Microprogramming and microarchitecture
Performance comparison of load/store and symmetric instruction set architectures
ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
The impact of synchronization and granularity on parallel systems
ISCA '90 Proceedings of the 17th annual international symposium on Computer Architecture
Code density concerns for new architectures
ICCD'09 Proceedings of the 2009 IEEE international conference on Computer design
| Hi-index | 4.12 |
First Page of the Article