Commercial Design Verification: Methodology and Tools

Authors:
Carl Pixley;Noel R. Strader;W. C. Bruce;Jaehong Park;Matt Kaufmann;Kurt Shultz;Michael Burns;Jai Kumar;Jun Yuan;Janet Nguyen
Affiliations:
-;-;-;-;-;-;-;-;-;-
Venue:
Proceedings of the IEEE International Test Conference on Test and Design Validity
Year:
1996

Citing 0
Cited 7

A Biased Random Instruction Generation Environmentfor Architectural Verification of Pipelined Processors

Journal of Electronic Testing: Theory and Applications - Special issue on microprocessor test and verification
An Efficient Logic Equivalence Checker for Industrial Circuits

Journal of Electronic Testing: Theory and Applications - Special issue on microprocessor test and verification
Automatic Vector Generation Using Constraints and Biasing

Journal of Electronic Testing: Theory and Applications - Special issue on microprocessor test and verification
Logic Design Validation via Simulation and Automatic Test Pattern Generation

Journal of Electronic Testing: Theory and Applications
Prototyping the M68060 for Concurrent Verification

IEEE Design & Test
Functional Verification of Intellectual Properties (IP): a Simulation-Based Solution for an Application-Specific Instruction-set Processor

ITC '99 Proceedings of the 1999 IEEE International Test Conference
Embedded Processor Validation Environment Using a Cycle-Accurate Retargetable Instruction-Set Simulator

The Journal of Supercomputing

Quantified Score

Hi-index	0.00

Visualization

Abstract