WTA: waveform-based timing analysis for deep submicron circuits

Authors:
Larry McMurchie;Carl Sechen
Affiliations:
University of Washington, Seattle, WA;University of Washington, Seattle, WA
Venue:
Proceedings of the 2002 IEEE/ACM international conference on Computer-aided design
Year:
2002

Citing 5
Cited 6

A systematic technique for verifying critical path delays in a 300MHz Alpha CPU design using circuit simulation

DAC '96 Proceedings of the 33rd annual Design Automation Conference
Static timing analysis for self resetting circuits

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
An accuration delay modeling technique for switch-level timing verification

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
Slope propagation in static timing analysis

Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design
Efficient timing analysis for CMOS circuits considering data dependent delays

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Piecewise quadratic waveform matching with successive chord iteration

Proceedings of the 2004 Asia and South Pacific Design Automation Conference
Transistor-Level Static Timing Analysis by Piecewise Quadratic Waveform Matching

DATE '03 Proceedings of the conference on Design, Automation and Test in Europe - Volume 1
Toward architecture-based test-vector generation for timing verification of fast parallel multipliers

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Algorithms for MIS vector generation and pruning

Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design
Accurate waveform modeling using singular value decomposition with applications to timing analysis

Proceedings of the 44th annual Design Automation Conference
A robust finite-point based gate model considering process variations

Proceedings of the 2007 IEEE/ACM international conference on Computer-aided design

Quantified Score

Hi-index	0.00

Visualization

Abstract

Existing static timing analyzers make several assumptions about circuits, implicitly trading off accuracy for speed. In this paper we examine the validity of these assumptions, notably the slope approximation to waveforms, single-input transitions, and the choice of a propagating signal based on a single voltage-time point. We provide data on static CMOS gates that show delays obtained in this way can be optimistic by more than 30%. We propose a new approach, Waveform-based Timing Analysis that employs a state-of-the-art circuit simulator as the underlying delay modeler. We show that such an approach can achieve more accurate delays than slope-based timing analyzers at a computation cost that still allows iterations between design modification and delay analysis.