A systematic technique for verifying critical path delays in a 300MHz Alpha CPU design using circuit simulation

  • Authors:
  • Madhav P. Desai

  • Affiliations:
  • Digital Equipment Corp, Hudson MA

  • Venue:
  • DAC '96 Proceedings of the 33rd annual Design Automation Conference
  • Year:
  • 1996

Quantified Score

Hi-index 0.00

Visualization

Abstract