Temporofunctional crosstalk noise analysis

Authors:
Donald Chai;Alex Kondratyev;Yajun Ran;Kenneth H. Tseng;Yosinori Watanabe;Malgorzata Marek-Sadowska
Affiliations:
University of California, Berkeley, CA;Cadence Berkeley Labs, Berkeley, CA;University of California, Santa Barbara, CA;Cadence Design Systems, San Jose, CA;Cadence Berkeley Labs, Berkeley, CA;University of California, Santa Barbara, CA
Venue:
Proceedings of the 40th annual Design Automation Conference
Year:
2003

Citing 7
Cited 9

Digital sensitivity: predicting signal interaction using functional analysis

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
ClariNet: a noise analysis tool for deep submicron design

Proceedings of the 37th Annual Design Automation Conference
TACO: timing analysis with coupling

Proceedings of the 37th Annual Design Automation Conference
Towards true crosstalk noise analysis

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Chaff: engineering an efficient SAT solver

Proceedings of the 38th annual Design Automation Conference
Functional correlation analysis in crosstalk induced critical paths identification

Proceedings of the 38th annual Design Automation Conference
False-noise analysis using logic implications

Proceedings of the 2001 IEEE/ACM international conference on Computer-aided design

Eliminating False Positives in Crosstalk Noise Analysis

Proceedings of the conference on Design, automation and test in Europe - Volume 2
TBNM - Transistor-Level Boundary Model for Fast Gate-Level Noise Analysis of Macro Blocks

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Pessimism reduction in crosstalk noise aware STA

ICCAD '05 Proceedings of the 2005 IEEE/ACM International conference on Computer-aided design
Top-k aggressors sets in delay noise analysis

Proceedings of the 44th annual Design Automation Conference
Pessimism reduction in coupling-aware static timing analysis using timing and logic filtering

Proceedings of the 2008 Asia and South Pacific Design Automation Conference
Incorporating logic exclusivity (LE) constraints in noise analysis using gain guided backtracking method

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Constrained aggressor set selection for maximum coupling noise

Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design
Feasible aggressor-set identification under constraints for maximum coupling noise

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
Pessimism reduction in coupling-aware static timing analysis using timing and logic filtering

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Noise affects circuit operation by increasing gate delays and causing latches to capture incorrect values. This paper proposes a method of characterizing correlation of signal transitions in multiple nets by considering both timing and functionality of the signals, and uses it in an analysis procedure to eliminate noise faults that cannot actually happen when such correlations are considered. It uses four-variable Boolean logic to characterize signal transitions in a time interval, and formulates Boolean satisfiability between aggressors and a victim under the min-max delay model for gates. The technique has been successfully applied to commercial ASIC designs and has eliminated up to 35% of delay noise faults reported by a state-of-the-art noise analysis tool.