Design and synthesis of dynamic circuits

Authors:
Tyler J. Thorp;Gin S. Yee;Carl M. Sechen
Affiliations:
Department of Electrical Engineering, University of Washington, Seattle, WA;Sun Microsystems, Inc., Sunnyvale, CA;Department of Electrical Engineering, University of Washington, Seattle, WA
Venue:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on system-level interconnect prediction (SLIP)
Year:
2003

Citing 11
Cited 9

DAGON: technology binding and local optimization by DAG matching

DAC '87 Proceedings of the 24th ACM/IEEE Design Automation Conference
Logic decomposition during technology mapping

ICCAD '95 Proceedings of the 1995 IEEE/ACM international conference on Computer-aided design
Logic optimization by output phase assignment in dynamic logic synthesis

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design
Delay-optimal technology mapping by DAG covering

DAC '98 Proceedings of the 35th annual Design Automation Conference
Domino logic synthesis using complex static gates

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Technology mapping for domino logic

Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Logical effort: designing fast CMOS circuits

Logical effort: designing fast CMOS circuits
Monotonic static CMOS and dual-VT technology

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Optimal P/N width ratio selection for standard cell libraries

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Synthesis and Optimization of Digital Circuits

Synthesis and Optimization of Digital Circuits
Transistor-Level Sizing and Timing Verification of Domino Circuits in the Power PC(TM) Microprocessor

ICCD '97 Proceedings of the 1997 International Conference on Computer Design (ICCD '97)

Self-resetting stage logic pipelines

Proceedings of the 14th ACM Great Lakes symposium on VLSI
Characterization of logic circuit techniques for high leakage CMOS technologies

Proceedings of the 14th ACM Great Lakes symposium on VLSI
Characterization of monotonic static CMOS gates in a 65nm technology

GLSVLSI '05 Proceedings of the 15th ACM Great Lakes symposium on VLSI
Characterization of logic circuit techniques and optimization for high-leakage CMOS technologies

Integration, the VLSI Journal - Special issue: ACM great lakes symposium on VLSI
A Low-Leakage High-Speed Monotonic Static CMOS 64b Adder in a Dual Gate Oxide 65-nm CMOS Technology

ISQED '06 Proceedings of the 7th International Symposium on Quality Electronic Design
Monotonic static CMOS tradeoffs in sub-100nm technologies

GLSVLSI '06 Proceedings of the 16th ACM Great Lakes symposium on VLSI
Characterization of logic circuit techniques and optimization for high-leakage CMOS technologies

Integration, the VLSI Journal - Special issue: ACM great lakes symposium on VLSI
SwitchCraft: a framework for transistor network design

SBCCI '10 Proceedings of the 23rd symposium on Integrated circuits and system design
Efficient transistor-level design of CMOS gates

Proceedings of the 23rd ACM international conference on Great lakes symposium on VLSI

Quantified Score

Hi-index	0.00

Visualization

Abstract

Dynamic circuits are widely used in today's high-performance microprocessors for obtaining timing goals that are not possible using static CMOS circuits. Currently, no commercial tools are able to synthesize dynamic circuits and therefore their design is either completely done by hand or aided by proprietary in-house design tools. This paper describes methodologies and tools for the design and synthesis of dynamic circuits, including general monotonic circuits, which consist of alternating low-skew and high-skew logic gates that may both contain functionality. Synthesis results show standard domino, dynamic-static domino, monotonic static CMOS, zipper CMOS, and footless domino and clock-delayed domino circuits to have average speed improvements of 1.57, 1.66, 1.67, 1.47, 1.71, and 1.60 times over static CMOS, respectively.