Domino logic synthesis using complex static gates

Authors:
Tyler Thorp;Gin Yee;Carl Sechen
Affiliations:
Department of Eledrid Engineering, University of Washington, Seattle, WA;Department of Eledrid Engineering, University of Washington, Seattle, WA;Department of Eledrid Engineering, University of Washington, Seattle, WA
Venue:
Proceedings of the 1998 IEEE/ACM international conference on Computer-aided design
Year:
1998

Logic optimization by output phase assignment in dynamic logic synthesis

Proceedings of the 1996 IEEE/ACM international conference on Computer-aided design

Monotonic static CMOS and dual-VT technology

ISLPED '99 Proceedings of the 1999 international symposium on Low power electronics and design
Timing-driven partitioning for two-phase domino and mixed static/domino implementations

ICCAD '99 Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design
Delay minimization and technology mapping of two-level structures and implementation using clock-delayed domino logic

DATE '00 Proceedings of the conference on Design, automation and test in Europe
Technology mapping algorithms for domino logic

ACM Transactions on Design Automation of Electronic Systems (TODAES)
Design and synthesis of dynamic circuits

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - Special section on system-level interconnect prediction (SLIP)
Synthesis of High Performance Low Power Dynamic CMOS Circuits

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Self-reset logic for fast arithmetic applications

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Limited switch dynamic logic circuits for high-speed low-power circuit design

IBM Journal of Research and Development
Resilient and adaptive performance logic

ACM Journal on Emerging Technologies in Computing Systems (JETC)

Hi-index	0.00