VLSI System Design Using Asynchronous Wave Pipelines: A 0.35µm CMOS 1.5 GHz Elliptic Curve Public Key Cryptosystem Chip

Authors:
O. Hauck;A. Katoch;S. A. Huss
Affiliations:
-;-;-
Venue:
ASYNC '00 Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems
Year:
2000

Citing 0
Cited 9

Towards nanocomputer architecture

CRPIT '02 Proceedings of the seventh Asia-Pacific conference on Computer systems architecture
Wave pipelining for application-specific networks-on-chips

CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Hardware architectures for public key cryptography

Integration, the VLSI Journal
Rapid Prototyping for Hardware Accelerated Elliptic Curve Public-Key Cryptosystems

RSP '01 Proceedings of the 12th International Workshop on Rapid System Prototyping
FPGA based hardware acceleration for elliptic curve public key cryptosystems

Journal of Systems and Software - Special issue: Rapid system prototyping
Optimization techniques for FPGA-based wave-pipelined DSP blocks

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
High-speed hardware implementations of Elliptic Curve Cryptography: A survey

Journal of Systems Architecture: the EUROMICRO Journal
The design of high-performance dynamic asynchronous pipelines: lookahead style

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
The design of high-performance dynamic asynchronous pipelines: high-capacity style

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

Delay-Insensitive specifications model communicating processes that are embedded in a medium that introduces arbitrary and varying delays on the communication channels. In this paper we study transformations of such specifications. The transformations ...