Wave pipelining for application-specific networks-on-chips

Authors:
Jiang Xu;Wayne Wolf
Affiliations:
Princeton University;Princeton University
Venue:
CASES '02 Proceedings of the 2002 international conference on Compilers, architecture, and synthesis for embedded systems
Year:
2002

Citing 9
Cited 5

Interconnect tuning strategies for high-performance ICs

Proceedings of the conference on Design, automation and test in Europe
Addressing the system-on-a-chip interconnect woes through communication-based design

Proceedings of the 38th annual Design Automation Conference
Route packets, not wires: on-chip inteconnection networks

Proceedings of the 38th annual Design Automation Conference
Networks on Chips: A New SoC Paradigm

Computer
VLSI System Design Using Asynchronous Wave Pipelines: A 0.35µm CMOS 1.5 GHz Elliptic Curve Public Key Cryptosystem Chip

ASYNC '00 Proceedings of the 6th International Symposium on Advanced Research in Asynchronous Circuits and Systems
Evaluation of the Traffic-Performance Characteristics of System-on-Chip Communication Architectures

VLSID '01 Proceedings of the The 14th International Conference on VLSI Design (VLSID '01)
A Network on Chip Architecture and Design Methodology

ISVLSI '02 Proceedings of the IEEE Computer Society Annual Symposium on VLSI
Wave-pipelining: a tutorial and research survey

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Exact and efficient crosstalk estimation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

A survey of techniques for energy efficient on-chip communication

Proceedings of the 40th annual Design Automation Conference
Reducing power and latency in 2-D mesh NoCs using globally pseudochronous locally synchronous clocking

Proceedings of the 2nd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis
Parallel vs. serial on-chip communication

Proceedings of the 2008 international workshop on System level interconnect prediction
Asynchronous current mode serial communication

IEEE Transactions on Very Large Scale Integration (VLSI) Systems
Effect of serialized routing resources on the implementation area of datapath circuits on FPGAS

WSEAS Transactions on Computers

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper presents methods for optimizing application-specific networks-on-chips (NoCs). We show that wave pipelining provides more energy efficient data transport than non-wave pipelined communication. We observe 52% energy saving, 60% transistor area saving, and 1.7 times speedup by using wave pipelining in simulation. Wave pipelining is particularly well suited to networks-on-chips because the networkes structured interconnection provides better delay control. Our analysis shows how designers can tune their network to the requirements of the application by choosing a design point along area/performance or area/energy curves.