A gridless multi-layer router for standard cell circuits using CTM cells

Authors:
Hsiao-Ping Tseng;C. Sechen
Affiliations:
Department of Electrical Engineering, Box 352500, University of Washington, Seattle, WA;Department of Electrical Engineering, Box 352500, University of Washington, Seattle, WA
Venue:
EDTC '97 Proceedings of the 1997 European conference on Design and Test
Year:
1997

Citing 12
Cited 0

MISER: an integrated three layer gridless channel router and compactor

DAC '90 Proceedings of the 27th ACM/IEEE Design Automation Conference
A new efficient approach to multilayer channel routing problem

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
New models for four- and five-layer channel routing

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Over-the-cell channel routing for high performance circuits

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Over-the-cell routers for new cell model

DAC '92 Proceedings of the 29th ACM/IEEE Design Automation Conference
Timing driven placement for large standard cell circuits

DAC '95 Proceedings of the 32nd annual ACM/IEEE Design Automation Conference
A new generalized row-based global router

ICCAD '93 Proceedings of the 1993 IEEE/ACM international conference on Computer-aided design
Chameleon: a new multi-layer channel router

DAC '86 Proceedings of the 23rd ACM/IEEE Design Automation Conference
A global routing algorithm for general cells

DAC '84 Proceedings of the 21st Design Automation Conference
A “Dogleg” channel router

DAC '76 Proceedings of the 13th Design Automation Conference
Channel routing with non-terminal doglegs

EURO-DAC '90 Proceedings of the conference on European design automation
Efficient and effective placement for very large circuits

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Quantified Score

Hi-index	0.00

Visualization

Abstract

We present a gridless multi-layer router suitable for standard cell circuits using central terminal model (CTM) cells. A CTM cell has pins in the middle which split the over-the-cell routing region into top and bottom parts. Our router routes nets in both the channel (if needed) and over-the-cell. The router uses a combined constraint graph and tile expansion algorithm. It achieves channelless solutions for the Primary1 circuit by routing over the cell in three layers. For classical channel routing examples, it achieves solutions at density for Deutsch's difficult example in two, three, four and five metal layers. It also generates equal or better results compared to the best of the previous channel routers for all the examples we have tried.