Communicating sequential processes
Communicating sequential processes
Introduction to the ISO specification language LOTOS
Computer Networks and ISDN Systems - Special Issue: Protocol Specification and Testing
State exploration by transformation with LOLA
Proceedings of the international workshop on Automatic verification methods for finite state systems
System clock estimation based on clock slack minimization
EURO-DAC '92 Proceedings of the conference on European design automation
A LOTOS based performance evaluation tool
Computer Networks and ISDN Systems - Special issue on tools for FDTs
Manifestations of heterogeneity in hardware/software co-design
DAC '94 Proceedings of the 31st annual Design Automation Conference
A Calculus of Communicating Systems
A Calculus of Communicating Systems
Hardware-Software Cosynthesis for Digital Systems
IEEE Design & Test
Hardware-Software Cosynthesis for Microcontrollers
IEEE Design & Test
Proceedings of the First International Conference on Formal Description Techniques
SpecCharts: a VHDL front-end for embedded systems
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
VHDL generation from SDL specifications
Readings in hardware/software co-design
Hardware-software prototyping from LOTOS
Readings in hardware/software co-design
Hardware-Software Partitioning at the Knowledge Level
Applied Intelligence
ParTS: A Partitioning Transformation System
FM '99 Proceedings of the Wold Congress on Formal Methods in the Development of Computing Systems-Volume II
SPI: a system model for heterogeneously specified embedded systems
IEEE Transactions on Very Large Scale Integration (VLSI) Systems
On the hardware-software partitioning problem: System modeling and partitioning techniques
ACM Transactions on Design Automation of Electronic Systems (TODAES)
An Approach to Mixed Systems Co-Synthesis
CODES '97 Proceedings of the 5th International Workshop on Hardware/Software Co-Design
Performance Analysis for a Java-based Virtual Prototype
RSP '97 Proceedings of the 8th International Workshop on Rapid System Prototyping (RSP '97) Shortening the Path from Specification to Prototype
Bit-Width Selection for Data-Path Implementations
Proceedings of the 12th international symposium on System synthesis
Converging CSP specifications and C++ programming via selective formalism
ACM Transactions on Embedded Computing Systems (TECS)
Ad-hoc HW/SW architectures for DBMSs: a co-design approach
AIKED'07 Proceedings of the 6th Conference on 6th WSEAS Int. Conf. on Artificial Intelligence, Knowledge Engineering and Data Bases - Volume 6
Pipelining-based tradeoffs for hardware/software codesign of multimedia systems
EURO-PDP'00 Proceedings of the 8th Euromicro conference on Parallel and distributed processing
| Hi-index | 0.00 |
This paper presents a methodology for hardware-software co-design. It is based on the formal description technique LOTOS in the specification phase, and on estimation methods at different levels of abstraction in the partitioning phase. The LOTOS specification describes the system as a set of interacting communicating processes. Our HW-SW partitioning algorithm is guided by communications, performance and area estimates and by the suitability of each process for implementation in hardware or software. A partition is evaluated against the design goals and constraints, first using high-level estimates and then, if requirements are met, computing estimates at lower levels of abstraction. If the partition fails, the partitioning model is updated with the new low-level estimates and a new partition is generated. If it succeeds, the resulting hardware and software specifications are synthesized using existing high-level synthesis tools and compilers.