64-bit and Multimedia Extensions in the PA-RISC 2.0 Architecture

Authors:
Ruby Lee;Jerry Huck
Affiliations:
-;-
Venue:
COMPCON '96 Proceedings of the 41st IEEE International Computer Conference
Year:
1996

Citing 4
Cited 7

Precision Architecture

Computer
Pathlength reduction features in the PA-RISC architecture

COMPCON '92 Proceedings of the thirty-seventh international conference on COMPCON
Accelerating Multimedia with Enhanced Microprocessors

IEEE Micro
Advanced performance features of the 64-bit PA-8000

COMPCON '95 Proceedings of the 40th IEEE Computer Society International Conference

Data-path synthesis of VLIW video signal processors

Proceedings of the 11th international symposium on System synthesis
Guest Editors' Introduction: Media Processing: A New Design Target

IEEE Micro
MMX Technology Extension to the Intel Architecture

IEEE Micro
Subword Parallelism with MAX-2

IEEE Micro
High-Level Synthesis with SIMD Units

ASP-DAC '02 Proceedings of the 2002 Asia and South Pacific Design Automation Conference
Optimizing Dynamic Binary Translation for SIMD Instructions

Proceedings of the International Symposium on Code Generation and Optimization
A study of the performance potential for dynamic instruction hints selection

ACSAC'06 Proceedings of the 11th Asia-Pacific conference on Advances in Computer Systems Architecture

Quantified Score

Hi-index	0.00

Visualization

Abstract

This paper describes the architectural extensions to the PA-RISC 1.1 architecture to enable 64-bit processing of integers and pointers. It also describes MAX, the Multimedia Acceleration eXtensions which speed up the processing of multimedia and other applications with parallelism at the intra instruction, or subword, level. Other additions to the PA-RISC 2.0 architecture include performance enhancements with respect to memory hierarchy management, branch penalty reduction, and floating-point performance.