An Effective Design System for Dynamically Reconfigurable Architectures

Authors:
Sriram Govindarajan;Iyad Ouaiss;Meenakshi Kaul;Vinoo Srinivasan;Ranga Vemuri
Affiliations:
-;-;-;-;-
Venue:
FCCM '98 Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines
Year:
1998

Citing 0
Cited 9

Temporal partitioning combined with design space exploration for latency minimization of run-time reconfigured designs

DATE '99 Proceedings of the conference on Design, automation and test in Europe
An automated temporal partitioning and loop fission approach for FPGA based reconfigurable synthesis of DSP applications

Proceedings of the 36th annual ACM/IEEE Design Automation Conference
Architectures and compilers to support reconfigurable computing

Crossroads
A framework for reconfigurable computing: task scheduling and context management

IEEE Transactions on Very Large Scale Integration (VLSI) Systems - System Level Design
Automated design synthesis and partitioning for adaptive reconfigurable hardware

Hardware implementation of intelligent systems
Tightly Integrated Design Space Exploration with Spatial and Temporal Partitioning in SPARCS

FPL '00 Proceedings of the The Roadmap to Reconfigurable Computing, 10th International Workshop on Field-Programmable Logic and Applications
Run-Time Reconfigurable Systems for Digital Signal Processing Applications: A Survey

Journal of VLSI Signal Processing Systems
Run-time reconfigurable systems for digital signal processing applications: a survey

Journal of VLSI Signal Processing Systems
Reducing reconfiguration time of reconfigurable computing systems in integrated temporal partitioning and physical design framework

IPDPS'06 Proceedings of the 20th international conference on Parallel and distributed processing

Quantified Score

Hi-index	0.00

Visualization

Abstract

The SPARCS system is an integrated partitioning and synthesis environment for reconfigurable architectures. In this paper, we use the Joint Photographic Experts Group (JPEG) image compression algorithm as a design example to demonstrate the effectiveness of dynamic reconfiguration achieved using SPARCS. We present a typical design process using the SPARCS system consisting of temporal partitioning, spatial partitioning, and design synthesis. The results, obtained on a commercial RC architecture, show that the multiply-reconfigured version of the JPEG compression algorithm achieves reasonable improvement in execution times compared to the one-time configured version.